

EXHIBIT D

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 2</u></p> <p>The major problem with the <i>conventional approach</i> is that the net length and hence the cell delay is not known <i>until after placement</i>.</p>	<p><u>'446 PATENT AT 1:46-47</u></p> <p>Thus, under the <i>conventional</i> design <i>approach</i>, timing closure is not certain <i>until after placement</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 2-3</u></p> <p>Before placement, <i>net length</i> must be <i>estimated</i>. This is usually done with <i>an estimation function or table which gives the load of a net based on its fanout</i>. Experience has shown that it is very difficult to <i>estimate</i> the length of the nets <i>accurately</i>.</p>	<p><u>'446 PATENT AT 1:37-40</u></p> <p>While <i>net lengths</i> have been <i>estimated</i> prior to placement by use of <i>an estimation function or table which gives the load value of a net based on the number of fanout gates</i>, this <i>estimation</i> function is usually <i>inaccurate</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 3</u></p> <p>The result is unpleasant surprises <i>after placement</i> step 105. <i>Some nets turn out to be longer than expected</i>, and because of the <i>longer delays</i>, the <i>timing constraints</i> are not met. <i>Timing closure is not certain until after</i> step 105.</p>	<p><u>'446 PATENT AT 1:41:46</u></p> <p>This difficulty in accurately predicting net lengths leads to unpredictable delay effects <i>after cell placement</i> occurs. For example, <i>some nets turn out to be longer in length than expected</i>. These longer nets cause <i>longer delays</i> which prevent satisfaction of <i>timing constraints</i> in the digital circuit. Thus, under the conventional design approach, <i>timing closure is not certain until after</i> placement.</p>

¹ Note that page numbers do not appear on the Draft Patent Application.

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 3</u></p> <p>If <i>timing closure</i> is not <i>achieved</i> the options the <i>designer</i> has are <i>expensive</i> and unreliable. He may choose to <i>fix the design manually, which is difficult and time consuming, because the automatically optimized network is hard to understand.</i> He may choose to <i>change his HDL specification and repeat the synthesis process.</i> Again <i>timing closure will not be certain until after placement,</i> which means that the entire <i>process</i> needs to be traversed <i>before the designer knows if his HDL changes were successful.</i></p>	<p><u>'446 PATENT AT 1:48-60</u></p> <p>Failure to <i>achieve timing closure</i> after placement leads to additional <i>expenses</i> and other problems for the <i>designer.</i> To correct for failure to achieve timing closure, the <i>designer</i> has the option of <i>fixing the design manually, which is difficult and time consuming because the automatically optimized digital network is not easy to understand.</i> As a second option, the designer may <i>change the Hardware Description Language (HDL) specification and repeat the design process.</i> However, <i>timing closure will again not be certain until after placement.</i> Thus, the design <i>process</i> must again be repeated <i>before the designer can determine if the HDL specification changes were successful</i> in enabling timing closure.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 3</u></p> <p>A <i>common method</i> of dealing with <i>inaccurate net load estimates</i> is to use <i>net load estimates</i> which are <i>considerably larger than accurate estimates.</i> This <i>causes the sizes of the cells to be considerably larger than necessary</i> but reduces the <i>probability of not meeting the timing constraints after placement.</i> Clearly using cells with sizes <i>which are larger than necessary is wasteful in both silicon area and power consumption.</i> The <i>chips</i> thus synthesized will be <i>larger, cost more to produce and use more electrical power than necessary.</i></p>	<p><u>'446 PATENT AT 1:61-2:3</u></p> <p>A <i>common method</i> for dealing with <i>inaccurate net load estimates</i> is by <i>estimating the net load at a considerably larger value than typically estimated.</i> Although this method increases the <i>probability of meeting timing constraints after placement,</i> it <i>causes the sizes of the gates to be considerably larger than necessary.</i> Gates which are <i>larger than the necessary size are wasteful in both silicon area and power consumption.</i> This leads to <i>chips</i> which are <i>larger, more expensive to produce, and use more electrical power than necessary.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 3</u></p> <p>A second <i>problem with the conventional approach</i> is that the effect of synthesis decisions is hard to calculate. <i>Performing timing analysis during optimization is very time consuming, and accounts for most of the run time of conventional synthesis systems.</i></p>	<p><u>'446 PATENT AT 2:4-9</u></p> <p>Another <i>problem with the conventional circuit design approach</i> concerns the timing analysis required <i>during optimization</i> and during placement. The <i>timing analysis performed</i> throughout the conventional circuit design process is <i>very time consuming, and accounts for most of the run time of a conventional circuit design system.</i></p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 4</u></p> <p>In step 105 the placement program will <i>modify the net lengths. Depending on which location was chosen for each cell, the length of each net can be different. As the length differs, the capacitive load of the net changes, and as a result, the delay of the cell driving the net changes. Therefore the delays which were carefully optimized during the logic synthesis, are very different after placement, and the optimization of the network is not very good.</i></p>	<p><u>'446 PATENT AT 2:12-19</u></p> <p><i>Depending on the location chosen for each gate, each net length may be modified. As each net length is modified, the capacitive load of the net will change. Therefore, the delays, which were carefully optimized during the logic design, are very different in value after cell placement, thereby contributing to poor network optimization.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 4</u></p> <p><i>Much of the progress in the state of the art can be characterized as increased integration. This is represented in figure 1 as various feedback paths, which repeat and alternate steps. The general direction has been towards programs which do structuring, mapping, sizing and placement simultaneously. It has led to increasingly complex software systems which are slow and difficult to design and maintain.</i></p>	<p><u>'446 PATENT AT 2:20-23</u></p> <p><i>Additionally, much of the progress in the state of the art for digital circuit design can be characterized as increased integration which has led to increasingly complex software systems which are slow, and difficult to design and maintain.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 4</u></p> <p><i>Iterating between placement and sizing has been especially hard to execute because placement programs are not sold by the same design automation software vendors as logic synthesis programs. Also they are not run by the same users: the logic synthesis program is often run by the designer, who also wrote the HDL specification. The placement program is often run by the silicon chip manufacturer, after the design is considered complete.</i></p>	<p><u>'446 PATENT AT 2:24-30</u></p> <p><i>A further disadvantage with conventional design approaches is in the difficulty of iterating between placement and sizing, since the logic synthesis program is often operated by the logic designer who also wrote the HDL specification, but the placement program is often operated by the silicon chip manufacturer, after the design is complete.</i></p>

Synopsys Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 6</u></p> <p>The <i>present invention maintains timing closure</i> after it has been achieved by <i>adjusting the size of the cell during or after placement</i>. The <i>adjustments compensate for the fact that the placement algorithm can assign different net lengths to different nets and that these lengths are difficult to predict before placement</i>.</p>	<p><u>'446 PATENT AT 16:23-29</u></p> <p>According to the <i>present invention, timing closure is maintained</i> after placement occurs of cells 836. To <i>maintain timing closure</i>, the size of a particular gate may be <i>adjusted during or after placement</i>. This <i>adjustment compensates for the fact that placement algorithm may assign different net lengths to different nets, and that these different net lengths are difficult to predict prior to the placement step</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 8</u></p> <p>Wherever possible, the same <i>reference numbers</i> will be used throughout the <i>drawings to refer to the same or like parts</i>.</p>	<p><u>'446 PATENT AT 4:59-63</u></p> <p>Referring in detail now to the <i>drawings</i> wherein similar <i>parts</i> or steps of the present invention are identified by like <i>reference numerals</i>, there is seen in FIG. 1 a schematic diagram of a host computer system 100 which is capable of implementing the present invention.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 9</u></p> <p>The cells <i>can be combinational "gates"</i> 207, 208, 209, <i>whose function is represented as an expression in the Boolean algebra, using AND, OR and NOT operators</i>, or the cells <i>can be registers</i> 205, 206.</p>	<p><u>'446 PATENT AT 5:13-17</u></p> <p>The gates <i>can be combinational gates whose function is represented as Boolean expression</i> based on, for example, the operators <i>AND, OR and NOT</i>. The gates <i>can also be registers</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 9</u></p> <p><i>Each cell (e.g., 208) has one or more inputs 212, 213, and a single output 214.</i></p>	<p><u>'446 PATENT AT 5:18-19</u></p> <p><i>Each gate (e.g., gate j) has one or more input 155 and a single output 160.</i></p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 9</u></p> <p><i>Cells whose inputs are connected to the output of a cell are called the fanin of the latter cell. Cells whose inputs are connected to the output of a cell are called the fanout of the latter cell.</i></p>	<p><u>'446 PATENT AT 5:26-32</u></p> <p><i>Gates whose outputs are connected to the inputs of a gate are collectively called the "fanin" of the latter gate. Thus, the gate k is in the fanin of the gate i. Gates whose inputs are connected to the output of a gate are collectively called the "fanout" of the latter gate. Thus, the gate j is in the fanout of the gate i.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 9</u></p> <p><i>The digital network performs a logic "function" by processing digital binary input data in a number of cycles. The input data is presented to the network on its *primary inputs* 201, 202, and the result of the computation of the network function is presented at the *primary outputs* 203, 204, of the network. The computation of the function takes one or more cycles. During each cycle the gate functions are calculated. The results are stored in the registers for use in the next cycle.</i></p>	<p><u>'446 PATENT AT 5:33-41</u></p> <p><i>The digital circuit 150 performs a logic function by processing digital binary input data in a number of cycles. The input data is presented to the digital circuit 150 at the primary inputs 170, and the result of the computation of the digital circuit function is presented at the primary outputs 175. Typically, the computation of the digital circuit function requires one or more cycles. During each cycle, the gate functions are calculated, and the calculation results are stored in registers for use in the next cycle.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 10</u></p> <p><i>The "arrival time" of the data at a gate is computed by taking the maximum arrival time of its fanin cells each increased by the delay from the input pin to the output pin.</i></p>	<p><u>'446 PATENT AT 9:55-58</u></p> <p><i>(An arrival time of the data at a gate is computed by taking the maximum arrival time of the fanin gates plus the delay measured from the input pin to the output pin of the gate).</i></p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 11</u></p> <p>The difference between the required time and the arrival time is the <i>*slack*</i>. If the arrival time is smaller than the required time, <i>the timing constraints are met</i>, and the <i>slack is positive</i>. If the arrival time is larger than the required time, the timing constraints are not met, and the slack is negative. The arrival time and required time may be different depending on whether the data is zero (0) or one (1). There also may be multiple arrival times and multiple required times to model a variety of timing constraints. <i>All slacks can be summarized as a single worst slack number</i>, called the <i>*network slack*</i>. <i>Timing closure is achieved if the network slack is non-negative</i>.</p>	<p><u>'446 PATENT AT 13:27-34</u></p> <p>This determination is made by subtracting the delay of the buffer from the "local <i>slack</i>", to give the value of the predicted slack after buffer insertion. <i>Slack is zero or positive if the timing constraints are met</i>. In addition, <i>all slacks in the circuit can be summarized by the "network slack" which is the single "worst" slack number</i>. <i>If the network slack is non-negative, then the timing closure is achieved</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 11</u></p> <p>It is important to note that the dependency on size and load can be captured as the dependency on a single parameter C/S, and <i>the delay D is non-negative and monotonically increasing with C/S</i>.</p>	<p><u>'446 PATENT AT 6:38-43</u></p> <p>The delay D of a gate can be approximated by equation (1):</p> $D=f(C/S) \quad (1)$ <p><i>The delay D is non-negative and increases as the C/S value increases.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 11</u></p> <p><i>The delay may be different for different inputs of the gate and it may be different for the falling and the rising transition.</i></p>	<p><u>'446 PATENT AT 6:58-61</u></p> <p><i>The delay D value may also be different for different inputs of the gate and it may also be different for the falling transition and rising transition of a signal propagating through the gate.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 12</u></p> <p><i>The library analysis will determine a good value for C/S for each cell in the library.</i></p>	<p><u>'446 PATENT AT 6:63-65</u></p> <p><i>The library analysis will determine a "good" value for C/S for each gate in the library based on gain considerations.</i></p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 13</u></p> <p>Mostly these optimizations <i>change the structure of the network, and the Boolean functions of the cells, without changing the overall function of the network</i>. The types of <i>optimizations</i> that should be performed are <i>behavioral optimization such as resource sharing, sequential optimizations such as retiming, algebraic optimizations such as kernel extraction and Boolean optimizations such as redundancy removal</i>. There is a large amount of literature on how each of these <i>classes of optimizations</i> can be performed.</p>	<p><u>'446 PATENT AT 9:13-22</u></p> <p>During this step, <i>the structure of the circuit and the Boolean functions of the gates are changed</i> to reduce the total number of connections, <i>without changing the overall function of the circuit</i>. Structural <i>optimizations</i> can include <i>behavioral optimizations (such as resource sharing), sequential optimizations (such as retiming), algebraic optimizations (such as kernel extraction), and Boolean optimizations (such as redundancy removal)</i>. The <i>classes of optimizations</i> above are well known to those skilled in the art.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 13</u></p> <p>Following the library independent optimizations, the network <i>is mapped to a library of cells</i>. This means that <i>the logic functions of the cells are implemented with actual cells from the library</i>.</p>	<p><u>'446 PATENT AT 9:25-27</u></p> <p>In step 210 (FIG. 4), the circuit <i>is mapped to a library 209 of cells</i>. Thus, <i>the logic functions of the circuit gates are implemented with actual cells from the library 209</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 14</u></p> <p>For example, we can <i>use the "boundary move" transformation to reduce the number of levels in the logic in the mapped network</i>. The boundary move <i>transform</i>, illustrated in fig x, <i>reduces the number of levels by bringing connection x forward</i>.</p>	<p><u>'446 PATENT AT 10:45-49</u></p> <p>A local <i>transformation</i> is then <i>used to reduce the number of levels in the logic in the gate chain circuit 550</i>. The result of the <i>transformation</i> is shown as gate chain circuit 550' in FIG. 7B. <i>The number of levels in the logic is reduced by bringing the gate 555 forward</i>.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 14</u></p> <p>To make the change legal <i>it is necessary that gates x, y and z are fanout free. If not, they must be made fanout free by making a copy</i>.</p>	<p><u>'446 PATENT AT 10:59-62</u></p> <p>In order for the transformation shown in FIG. 7B to be valid, <i>it is necessary that gates 555, 560, and 565 are fanout free. If the gates 555, 560, and 565 are not fanout free, then they are made fanout free through copying logic</i>.</p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 14-15</u></p> <p>In the <i>conventional</i> approach to logic synthesis, <i>copying logic will increase the load on gates x, x, x</i> and therefore increase the delay. <i>To predict if the transformation will improve delay, or hurt delay, it was necessary to run a complete static timing analysis with accurate delay models. If the change actually worsened the delay, then the change would be undone.</i></p>	<p><u>'446 PATENT AT 11:4-13</u></p> <p>Under <i>conventional</i> logic design, <i>copying logic will increase the load on the gates</i> whose outputs are connected to lines 575, 580, 585, and 590. In the example of FIG. 7B, the copying logic 555' <i>increases the load on the gates</i> whose outputs are connected to lines 575 and 580. <i>To predict whether or not the transformation improved delay, it is necessary to run a complete static timing analysis with accurate delay models. If the transformation (from circuit 550 to 550') were actually harmful to delay, then the transformation would have to be undone.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 15</u></p> <p><i>In the constant delay model approach, the effect of this change can be easily predicted. Note that changes in loads do not affect delay. The only change that affects delay, is the change of the fanin of gate xxx. The delay can easily be predicted by simple addition of gate delays.</i></p>	<p><u>'446 PATENT AT 10:49-58</u></p> <p><i>In the constant delay model approach, the effect of this transformation can be easily predicted. Changes in the gate loads do not affect delay, since delay is maintained as constant while gate size will be adjusted (during or after placement) to compensate for the load change. The only change which affects delay (of the gate chain circuit 550) is the change of the fanin of gate 555. This delay change can be predicted by simple addition of gate delays provided by the fanins connected at lines 590, 575, and 580 (see gate chain circuit 550' in FIG. 7B).</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 15</u></p> <p>The <i>net load</i> consists of the <i>load of the net</i>, which <i>can be estimated using a conventional net load model, plus any other fixed load, such as the load of a primary output.</i></p>	<p><u>'446 PATENT AT 11:26-30</u></p> <p>The parameter <i>w</i> represents the <i>net</i> (wire) <i>load</i> for a given gate <i>i</i> (wherein the <i>net load can be estimated using a conventional net load model</i> such as the above-mentioned fanout-based model) <i>plus any other fixed load such as the load of the primary output</i> of the circuit implementation.</p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 15</u></p> <p>In <i>a combinational network</i> this can be achieved by starting <i>at the primary outputs and traversing the network in a leveled order towards the primary inputs.</i></p>	<p><u>'446 PATENT AT 11:48-52</u></p> <p>If the digital circuit is <i>a combinational network</i> (see, e.g. circuit 150 in FIG. 2), then gate load calculation initiates <i>at the primary outputs 175 and traverses the circuit in a leveled order toward the primary inputs 170.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 15-16</u></p> <p>In <i>a sequential network there may be one or more loops, resulting a cyclic dependency: there is no rightmost cell.</i> In this case the computation <i>can start anywhere in the cycle, and repeats the cycle several times, until the capacitances converge</i> and the error is <i>sufficiently small.</i> It is possible that this iteration will <i>not converge</i> and that the <i>capacitance will increase</i> in every iteration, <i>by progressively larger amounts.</i> This situation is <i>detected</i> by requiring the increment to be smaller than <i>a preset maximum after a fixed number of iterations.</i> The iteration does <i>not converge</i> if the network is <i>an infeasible solution:</i> The current network cannot be <i>expected to work at this speed because its gain is too small. Changes</i> need to be made to the network to <i>increase the gain,</i> which <i>will usually mean increasing the delay</i> of the network as well.</p>	<p><u>'446 PATENT AT 11:53-12:4</u></p> <p>If the digital circuit is <i>a sequential network</i> (see, e.g., circuit 180 of FIG. 3), then <i>there may be one or more loops</i> (e.g., loop 182) which <i>result in a cyclic dependency</i> (i.e., <i>there is no "rightmost" gate</i>). Gate load calculation <i>can start anywhere in the cycle, and calculation in the cycle is performed several times until the load capacitance values converge</i> or have <i>sufficiently small differences.</i> However, a condition may exist when the load <i>capacitance values do not converge and increase by progressively larger amounts</i> every cycle calculation. This increase in load capacitance values can be <i>detected</i> if the calculated load values exceed <i>a preset maximum value after a fixed number of cycle calculations.</i> When the calculated load values do <i>not converge,</i> then the particular circuit 180 has <i>an infeasible solution,</i> which indicates that the digital circuit is <i>not expected to work at the set speed because the circuit gain is too small. Changes</i> are required to <i>increase the circuit gain,</i> and these changes <i>will usually lead to an increase in circuit delay.</i></p>

Synopsys Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 16</u></p> <p>After the loads have been calculated the <i>size</i> can be calculated <i>by dividing the actual load by the predetermined typical load</i>. The input capacitance can be calculated by multiplying the unit gate input capacitance by the size. The ratio of these numbers is the <i>size of the gate</i>. <i>The size is a scale factor, which</i> can be applied to the area of <i>the gate</i>, to give <i>the area of the sized gate</i>. <i>The area of the network can be estimated as the sum total of the areas of the sized gates, plus the net area as estimated from the total length of all nets.</i></p>	<p><u>'446 PATENT AT 12:5-20</u></p> <p>In the above example, the <i>size S</i> of a gate <i>i</i> is determined <i>by dividing the actual load C_i by the predetermined typical load C/S</i> of the gate <i>i</i>. The size <i>S</i> is a scale factor which is applied to all transistor channel widths of a gate in order to determine the area of the "<i>sized gate</i>". <i>The size S is also a scale factor which</i> is used to scale <i>the gate's</i> output load driving capability and its input pin loads. <i>The area of the sized gate</i> is determined by equation (5).</p> <p>area of sized gate=$S \times (\text{area of gate})$ (5)</p> <p><i>The area of the mapped digital circuit can be estimated based on the sum of the total areas of the sized gates plus the net area</i> (which is estimated from the total length of all nets in the circuit).</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 16-17</u></p> <p>We can do this by <i>calculating</i> single parameter per net, called the <i>net weight</i>, which <i>represents the sensitivity of the total area of the network with respect to the load on that net</i>. This <i>net weight</i> can be calculated in a manner that is very similar to the calculation of the pin loads during the area calculation above. Starting at <i>the primary inputs, the net weight of the first (left-most) gate is equal to its area per unit load</i>. <i>The net weights of the other cells can now be calculated</i> with a recurrence relation traversing the network from left to right.</p>	<p><u>'446 PATENT AT 12:22-30</u></p> <p>Thus, the following discussion now turns to the <i>calculation of "net weights."</i> The <i>net weight represents the sensitivity of the total area of a digital circuit with respect to the load of a particular net</i>. As an example, <i>the net weight of a given gate, which is immediately coupled to the primary inputs of a digital circuit, is equal to its area per unit load</i>. Using equation (6), <i>the net weight of the other gates in the digital circuit are then calculated</i> in a leveled order towards the primary outputs of the digital circuit.</p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 17</u></p> <p>The <i>buffering</i> algorithm works as follows: First it finds <i>locations in the network where a buffer can be added</i> without increasing the network delay. This is done <i>by subtracting the delay of the buffer from the local slack, to give the predicted slack after buffer insertion. If the predicted slack is larger then the network slack, then a buffer can be inserted without increasing the network delay.</i></p>	<p><u>'446 PATENT AT 13:23-37</u></p> <p>The <i>buffering</i> step of 215 (FIG. 4) is discussed in further detail with reference to FIG. 8. In step 650, <i>locations in the circuit are determined where a buffer can be added</i> so that buffer insertion will still permit timing constraints to be met. This determination is made <i>by subtracting the delay of the buffer from the "local slack", to give the value of the predicted slack after buffer insertion.</i> Slack is zero or positive if the timing constraints are met. In addition, all slacks in the circuit can be summarized by the "network slack" which is the single "worst" slack number. If the network slack is non-negative, then timing closure is achieved. <i>If the predicted slack calculated in step 650 is larger than the network slack, then it is possible to insert a buffer without increasing the circuit delay.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 17-18</u></p> <p>Next we have to calculate the reduction in load of this net, and check that <i>area that is added by adding the buffer does not exceed the area saved by sizing down the source gate.</i> The <i>area added by inserting the buffer is simply the area of the buffer times its size, where the size is determined by the load on the buffer divided by the typical load of the buffer.</i> The <i>area saved by inserting the buffer</i> can be calculated by first <i>calculating the change in load due to the insertion of the buffer: some sinks are removed, the input load of the buffer is added, and the net load estimate may change as a result of the number of fanouts of the net changing.</i></p>	<p><u>'446 PATENT AT 13:37-48</u></p> <p>In step 655, it is determined whether the <i>added area due to buffer insertion does not exceed the area saved by sizing down the source gate.</i> The <i>added area (by inserting the buffer) is equal to the area of the buffer multiplied by the buffer size, wherein the buffer size is determined by the buffer load C divided by the typical load C/S on the buffer.</i> The <i>area saved by sizing down the source gate</i> is determined by first <i>calculating the change in net load due to the buffer insertion.</i> This <i>net load change</i> is due to the following: (1) <i>some sinks (which sink currents) are removed,</i> (2) <i>the input load of the buffer is added,</i> and (3) <i>the number of fanouts of the gate may change.</i></p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 18</u></p> <p><i>After the buffer is inserted, the capacitances need to be updated in the fanin cone of the buffer, while the net weights need to be updated in the fanout cone of the buffer.</i></p>	<p><u>'446 PATENT AT 13:53-57</u></p> <p><i>After the buffer has been inserted, then in step 670 the capacitance values need to be updated in the fanin cone of the buffer, while the net weights need to be updated in the fanout cone of the buffer.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 18</u></p> <p>The next step is the process of "Stretching" and "Compressing" the delays of the individual gates to meet the timing constraints. Gates which are on long paths which do not meet the delay constraint are "compressed" until the path does meet the timing constraint. Gates on the short paths which easily meet the timing constraints are "Stretched". Gates with stretched delays require less area for the same load. In this step the delay of the gates is traded against the gain of the gates. When the delay of a gate decreases so does the gain of the gate. It is important that there is enough gain in the network.</p>	<p><u>'446 PATENT AT 14:20-36</u></p> <p>Prior to cell placement, the delays of the individual gates may be stretched or compressed to meet the delay constraints, as shown in step 220 of FIG. 4. As shown in FIG. 9A, by compressing (decreasing) the delay of a given gate, the gate gain decreases. Gates which are on long paths not meeting the delay constraints are compressed (in delay) until the long paths meet the delay constraints. The delay of the gates (or gate) may be decreased as long as the minimum required gain requirements are met. By stretching (increasing) the delay of a given gate, the gate gain increases (see FIG. 9A). Gates on short paths which easily meet the delay constraints are stretched (in delay), since gates with stretched delays require less area for the same load. The delay of the gates (or gate) in a path are stretched to the extent that timing constraints for the digital circuit are still met.</p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 18-19</u></p> <p><i>For the purpose of stretching and compressing registers can usually be considered to be part of a path which they originate, but not of a path that they terminate.</i></p>	<p><u>'446 PATENT AT 15:48-51</u></p> <p><i>For the purpose of stretching and compressing, registers in the circuit are preferably considered as part of a path from which they originate, but not part of the path from which they terminate.</i></p>
<p><u>SYNOPSIS DRAFT PAT. APP. AT 19</u></p> <p>The stretching algorithm considers the cells on a path by path basis, processing the path with the smallest slack first.</p>	<p><u>'446 PATENT AT 15:9-10</u></p> <p>The invention operates on a path-by-path basis whereby the most critical path in a digital circuit 750 is evaluated first.</p>

Synopsis Draft Patent Application ¹	Specification Of '446 Patent (Also Contained in '438 Patent)
<p><u>SYNOPSIS DRAFT PAT. APP. AT 19</u></p> <p>After a cell <i>has been adjusted</i>, it becomes "<i>locked</i>" and its <i>delay cannot be</i> changed by the <i>stretching</i> algorithm.</p>	<p><u>'446 PATENT AT 15:21-25</u></p> <p>After the gate 754 <i>has been adjusted</i> to meet the Path 2 timing constraints, <i>it becomes "locked,"</i> whereby the gate 754 delay will <i>not be</i> adjusted further for the remainder of the compression and <i>stretching</i> step.</p>

EXHIBIT E

UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN FRANCISCO DIVISION

SYNOPSYS, INC., a Delaware corporation,

Plaintiff,

vs.

MAGMA DESIGN AUTOMATION, INC. a
Delaware corporation,

Defendant.

CASE NO. C-04-03923 MMC


**DECLARATION OF LUKAS VAN
GINNEKEN**

I, Lukas van Ginneken, have personal knowledge of the statements and facts set forth herein and do hereby declare under penalty of perjury under the laws of the State of California and the United States of America that the following is true and correct:

1. In 1995, I was hired by Synopsys, Inc. ("Synopsys") to work in the development of Synopsys' logic synthesis and related technologies. I was given the responsibility to work on research pertaining to logic synthesis, and was asked to make contributions to the technical vision for Synopsys' logic synthesis team. I understood that, given my prior experience in the field, Synopsys was relying upon me to provide leadership and vision to the development of Synopsys' products and technology.

2. On or about May 17, 1995, I signed a Proprietary Information and Inventions

3/10/05



1 Agreement (the "Agreement"; attached as Exhibit "1" hereto). I understood that signing the
2 Agreement was a condition to my employment by Synopsys.

3 3. I know of no reason why the Agreement is not valid and fully enforceable against me.

4 4. As reflected in the attachment marked as Exhibit "A" to the Agreement, I attached a
5 list of "inventions or improvements" which I had contributed to before my employment at Synopsys.
6 I believed then, and continue to believe now, that this list was accurate except for patents and patent
7 applications and research reports in which I was involved at IBM.

8 5. Neither the patents, patent applications and research reports in which I was involved
9 at IBM nor the inventions or improvements listed in Exhibit "A" to the Agreement disclose the
10 inventions ultimately claimed in U.S. Patent No. 6,453,446 or U.S. Patent No. 6,725,438 (hereinafter
11 collectively referred to as the "Patents"). In fact, I did not conceive of any of the inventions
12 disclosed in the Patents before I joined Synopsys.


13 6. After signing the Agreement, I started my employment at Synopsys on or about June
14 26, 1995.

15 7. At no time during my employment at Synopsys, or anytime thereafter, did I object to
16 the scope or terms of the Agreement, or ask Synopsys for any waiver from the enforcement of its
17 provisions.

18 8. In early 1996, as part of my job to research and explore new product ideas for
19 Synopsys, I conceived the idea of creating an Electronic Design Automation ("EDA") product that
20 would use the concept of fixed timing.

21 9. Under the concept of fixed timing, the timing delays of a chip design are held
22 constant and "fixed," in contrast to determining timing delay at a later point in the design flow.
23 Because fixed timing involves holding the timing delay constant, it can also be referred to as
24 "constant delay."

25 10. The inventions I conceived while employed by Synopsys were designed to implement
26 this concept of fixed timing/constant delay into an EDA tool that performed logic synthesis,
27 placement, and/or related tasks. These were the same inventions that were later disclosed in the
28 Patents.

3/10/05


1 11. In addition, by early 1996, I had conceived of inventions while employed by
2 Synopsys pertaining to the use of "gain-based synthesis," which is one of the ways in which the
3 fixed timing concept can be implemented in a logic synthesis and/or placement tool.

4 12. In early 1996, I participated in a meeting with other Synopsys personnel to discuss
5 ideas for Synopsys' next-generation synthesis product (code named "NGSS" or "Synzilla"). During
6 this meeting, I set out the basic concept for my fixed timing inventions. I was directed to research
7 the issue further and report my findings at a later meeting.

8 13. During a subsequent meeting in 1996, I gave a further presentation to Synopsys
9 personnel concerning the inventions I developed while employed at Synopsys. During the meeting, I
10 discussed how Synopsys could implement the inventions in its tools. During the course of this
11 meeting, I was successful in convincing others at Synopsys that the company should consider
12 redirecting its efforts towards implementing these inventions.

13 14. It is my understanding that the conception of the inventions I developed while a
14 Synopsys employee is thoroughly documented in Synopsys' records.

15 15. In early 1996, I filled out an invention disclosure form (attached as Exhibit "2"
16 hereto) attesting that my fixed timing inventions were conceived by myself alone. This invention
17 disclosure, under the title "Constant Delay Synthesis" (the "Constant Delay Synthesis Disclosure"),
18 states as follows:

19 Constant delay synthesis is an entirely different paradigm for delay optimization in
20 logic synthesis. It promises to radically simplify the design process from behavioral
21 synthesis down to physical desing [sic]. It is probably more of a philosophy than an
22 algorithm. Using this philosophy many common optimization algorithms, such as
mapping, retiming, behavioral synthesis, delay [&] area optimization, placement can
be reformulated in a much simpler form.

23 16. In the Constant Delay Synthesis Disclosure, I truthfully represented my
24 understanding that I was the sole inventor of the fixed timing inventions as described in the
25 disclosure form..

26 17. In the Constant Delay Synthesis Disclosure, I truthfully represent that the fixed
27 timing inventions were being considered as the "cornerstone" of the NGSS project at Synopsys.

28 18. In the Constant Delay Synthesis Disclosure, I stated my understanding that "[i]t is

3/10/05


1 important that Synopsys acquires patent protection in this area, even though some prior art exists.”

2 19. It is my understanding that my conception of these inventions while employed at
3 Synopsys is further documented in the performance reviews I received at Synopsys. For instance, in
4 my performance review for the period March 1, 1996 to April 1, 1997 (attached as Exhibit “3”
5 hereto), Synopsys stated that “[o]ver the past year within the Advanced Technology Group, you have
6 had basically one objective: driving through the next generation synthesis effort based on constant
7 delay.” The review further stated:


8 “Your primary objective over the past year has been driving the technical direction of
9 the Synzilla project, bringing to fruition your ideas on applying constant delay to
10 Synopsys next generation synthesis effort. This project represents a major milestone
11 and direction for Synopsys, and your efforts have been instrumental in effecting the
12 project. One year ago, Synzilla was an idea in your head; it is currently a staffed
13 project that has met aggressive milestones and schedules and that has strong support
14 from outside partners.”

15 20. Similarly, another of my performance reviews (attached as Exhibit “4” hereto)
16 accurately discussed the presentation of the fixed timing inventions in one of the internal Synopsys
17 meetings in early 1996:

18 “Lukas, you demonstrated true vision and original thinking in one of the NGSS
19 meetings when you presented your ‘constant delay’ ideas. I think that in the process
20 of one hour, you presented a change in the synthesis paradigm to the best technical
21 minds at Synopsys, they accepted that the idea has a lot of merit, and the team
22 initiated a project to investigate this further. This is really exciting!”

23 21. In order to obtain patent protection for the fixed timing and gain-based synthesis
24 inventions I conceived while employed at Synopsys, I proceeded to work with Synopsys’ patent
25 counsel in order to draft a patent application. A patent application was ultimately drafted containing
26 the same inventions that were later disclosed in the Patents.

27 22. One draft of the patent application (attached as Exhibit “5” hereto) was entitled
28 “System and Method for Constant Delay Synthesis,” and contained disclosure of my inventions for
fixed timing, including use of fixed timing in relation to logic synthesis and placement, equal slack
sizing, area estimation, buffering, bipartitioning, iterative placement, and net weights. All of the
inventions contained in this application were solely conceived by me at Synopsys. I never disclosed
this draft patent application to the public, and I have no reason to believe that it was not maintained
by Synopsys as proprietary and confidential.

3/10/05


1 23. After the creation of this draft, work on the application continued, and eventually a
2 subsequent draft was created. This draft (attached as Exhibit "6" hereto) was entitled "Method for
3 Achieving Timing Closure of Digital Networks and Method for Area Optimization of Digital
4 Networks Under Timing Closure." This draft more thoroughly disclosed the inventions I conceived
5 of while employed at Synopsys, and described in detail the use of fixed timing in relation to network
6 slack, library independent optimization, mapping for delay, post mapping optimization, pin
7 swapping, boundary moves, area estimation, net weights, buffering, stretching, placement,
8 partitioning, and final or discrete sizing. All of the inventions contained in this application were
9 solely conceived by me at Synopsys. I never disclosed this draft patent application to the public, and
10 I have no reason to believe that it was not maintained by Synopsys as proprietary and confidential.

11 24. In addition to the preparation of the draft patent applications, I also authored a "white
12 paper" on the fixed timing inventions. The white paper was titled "The Constant Delay
13 Methodology," and set forth several aspects of the inventions contained in the Patents. This paper
14 contained, for instance, a description of the use of fixed timing as it related to logical effort and gain,
15 sizing and placement, buffering, transition time effects, area optimization, and area estimation. The
16 end of the paper recommended that Synopsys adopt the fixed timing methodology for its tools.

17 25. After this white paper was created, I authored a new paper with the title "Driving on
18 the Left-Hand Side of the Performance Speedway." Once again, this paper provided a description of
19 numerous aspects of the inventions I conceived of that are contained in the Patents.

20 26. I understand that, as the above indicates, by the middle of 1996 Synopsys had
21 extensive confidential documentation describing, in great detail, inventions I conceived while
22 employed at Synopsys. Synopsys did not ever give me permission to take or use this documentation,
23 or any of the inventions described therein, for the benefit of another company. To the contrary, I
24 understood that under the Agreement the inventions that I conceived were and are the property of
25 Synopsys, and were assigned to Synopsys the instant that they were conceived.

26 27. At some point in 1997, I decided to resign from Synopsys to pursue other
27 opportunities. Instead, however, of pursuing ideas at another company that were unrelated to
28 Synopsys' confidential information, I was offered another position where I could continue utilizing

3/10/05
 5

1 the inventions I conceived at Synopsys.

2 28. In May of 1997, I formally resigned from Synopsys in order to join Magma, which
3 had been incorporated on April 1, 1997. In my resignation letter, I stated that I was resigning to join
4 a "newly formed startup company," and stated that my departure "should not be construed as a lack
5 of faith in the technical approaches which I have been advocating."

6 29. I have reason to believe that, at a minimum, my supervisor at Magma knew that the
7 fixed timing inventions Magma was intending to use were conceived by myself at Synopsys, and
8 were encompassed by my Agreement with Synopsys.

9 30. I used for Magma's benefit the inventions contained in Synopsys' draft patent
10 applications, and the inventions from these applications ultimately formed the basis for the patent
11 applications I helped prepare for Magma. I also used for Magma's benefit my knowledge of the
12 information contained in at least one of the white papers that I had created for Synopsys.

13 31. Magma and I used the inventions that I conceived while employed at Synopsys as a
14 technical foundation for Magma's products.


15 32. At no time did Synopsys ever provide me, or, to my knowledge, Magma, any
16 permission to take Synopsys inventions or related information.

17 33. Beginning in 1997, Magma proceeded to extensively use the inventions and
18 information described in the Synopsys draft patent applications and confidential white paper in order
19 to create the patent applications that would ultimately result in the issuance of the Patents.

20 34. During the course of using the inventions belonging to Synopsys, Magma labeled
21 these inventions as Magma's "FixedTiming" methodology. I do not dispute that Magma
22 incorporated Synopsys' inventions into Magma's product line, and proceeded to use these inventions
23 as a technical foundation for its products.

24 35. As of July 1997, Magma was in possession of inventions and information set forth in
25 the confidential patent applications drafted for Synopsys.

26 36. In a letter from Pillsbury dated August 18, 1997 (Exhibit "7" hereto), through
27 Magma's legal counsel, Magma and I made the following representations and assurances to
28 Synopsys: (1) "Dr. van Ginneken intends to honor his obligations under his Proprietary Information



1 Agreement with Synopsys," (2) "Magma is in the practice of taking appropriate steps to protect . . .
 2 the trade secrets of its employees' former employers," (3) "Dr. van Ginneken will protect Synopsys'
 3 proprietary information during his employment at Magma," (4) "Magma is confident that Dr. van
 4 Ginneken has and will continue to abide by the terms of the Magma Agreement in the performance
 5 of his duties for Magma," and (5) "Magma will reiterate to Dr. van Ginneken his duty to abide by his
 6 Synopsys Agreement." At the time that this letter was sent, I knew that at least statements (1) and
 7 (3) above were false. In addition, at or about the time these statements were made, Magma already
 8 was using the inventions and information from the confidential patent applications drafted for
 9 Synopsys (and information contained in at least one confidential Synopsys white paper).

10 37. In 1998, I was interviewed by an individual named Marios Papaefthymiou, who I
 11 understood had been tasked with determining the extent to which Magma employees had used
 12 information from my prior employers. Neither Magma, to my knowledge, nor I informed Mr.
 13 Papaefthymiou of the fact that Magma's patent applications contained Synopsys' inventions and
 14 confidential information.


15 38. From 1997 to the present, Magma has prosecuted patent applications disclosing
 16 inventions owned by Synopsys and using the same language that also is contained in Synopsys
 17 confidential documents. These applications include the applications that ultimately issued as the
 18 '446 Patent and '438 Patent.

19 39. In a declaration signed by me on or about May 4, 1998, and submitted to the Patent
 20 and Trademark Office by Magma, I represented under oath that I was the "original, first and sole
 21 inventor" of the inventions claimed in the '446 Patent.

22 40. In a declaration signed by me on or about July 1, 1997, I represented under oath to the
 23 United States Patent and Trademark Office that Narendra Shenoy and I were the original, first, and
 24 sole inventors of the inventions disclosed in the '114 Patent.

25 41. Though I conceived the Inventions while employed at Synopsys, the Inventions were
 26 not implemented by Synopsys or the Synopsys-IBM joint development team before I resigned from
 27 Synopsys.

28 42. The Inventions were conceived by myself during my employment for Synopsys for

3/10/05


1 the purpose of developing Synopsys' products.

2 43. I understand that on or about April 23, 2002, Patent No. 6,378,114, entitled "Method
3 for the Physical Placement of an Integrated Circuit Adaptive to Netlist Changes," was issued to
4 Synopsys. I am a named inventor on the '114 Patent.

5 44. I understand that on or about September 17, 2002, the '446 Patent, entitled "Timing
6 Closure Methodology," was issued to Magma. The '446 Patent discloses inventions which I
7 conceived while employed at Synopsys.


8 45. I understand that on or about April 20, 2004, the '438 Patent, entitled "Timing
9 Closure Methodology," was issued to Magma. The '438 Patent discloses inventions which I
10 conceived while employed at Synopsys.

11 46. I breached my obligations to Synopsys under the Agreement by, among other things,
12 (a) failing to keep proprietary information of Synopsys in trust and confidence, and (b) using and
13 disclosing Synopsys' proprietary information to and on behalf of Magma without the written consent
14 of Synopsys.

15 47. Without waiving any attorney client privilege, I confirm that I am signing this
16 Declaration of my own free will, after having consulted with my counsel regarding the nature,
17 purpose and effect of this Declaration.

18 I DECLARE UNDER PENALTY OF PERJURY UNDER THE LAWS OF THE STATE OF
19 CALIFORNIA AND THE UNITED STATES OF AMERICA THAT ALL OF THE FOREGOING
20 STATEMENTS AND FACTS CONTAINED HEREIN ARE TRUE AND CORRECT.

21 Dated: March 10, 2005

22 
23 _____
24 Lukas van Ginneken
25
26
27
28

3/10/05

EXHIBIT F



1117 California Avenue
Palo Alto, CA 94304-1106
+1 650 813 4800 Main
+1 650 813 4848 Fax
www.dechert.com

MICHAEL EDELMAN

michael.edelman@dechert.com
+1 650 813 4857 Direct
+1 650 813 4848 Fax

March 7, 2006

VIA HAND DELIVERY

James Pooley, Esq.
Milbank Tweed Hadley & McCloy
Five Palo Alto Square
3000 El Camino Real
Palo Alto, CA 94306

Re: *Synopsys v. Magma, et al.*
Case No.: USDC D. Del. No.: 05 00701 GMS

Dear Mr. Pooley:

This letter respectfully requests that Magma immediately dismiss with prejudice its claim for infringement of the '328 Patent. Our investigation has revealed the existence of a wealth of prior art that clearly invalidates the '328 Patent, none of which was disclosed by Magma to the PTO. Though we are prepared to serve and file an appropriate Rule 11 motion, we are confident that Magma will realize it must voluntarily dismiss its infringement claim without the necessity of such a motion.

We have located dozens of different pieces of prior art that we believe invalidate the '328 Patent. This letter will focus on three examples: the OCTTools program, the CHDStd system, and the IBM integrated data model. As discussed below, it is frivolous for Magma to maintain its infringement claim in the face of this prior art.

1. **The OCTTools Program.** Since at least the early 1990's, a tool has been available on the Internet which performs all of the elements of the claims of the '328 Patent. This tool integrates synthesis, placement, and other EDA programs into a common data model, and permits area-based queries using KD trees. Attached hereto as Exhibit A is a copy of the user guide and reference guide for Version 5.2 of the OCTTools program (note the cover date of 5/25/93). Also attached as Exhibit B is documentation concerning the "region package" for the program, demonstrating the program's use of area-based queries. Also attached as Exhibit C is documentation concerning the KD geometrical data structure package used by the OCTTools program. Note that this documentation makes reference to prior papers by authors Rosenberg and Bentley, which describe performance of region queries using KD tree data structures. Attached as Exhibit D is a copy of papers by Rosenberg and Bentley on this subject. We also direct your attention to the website <http://embedded.eecs.berkeley.edu/pubs/>

12297091.1



James Pooley, Esq.
 March 7, 2006
 Page 2

downloads/octtools, which contains the published source code for the program (with copyright dates in the mid-1990s). We cannot fathom how Magma could seriously contend that the inventions in the '328 Patent are valid in light of this prior art.

2. **CHDStd System.** Several years before the '328 Patent was filed, SEMATECH member companies developed the Chip Hierarchical Design System (CHDS), which involved a common data model shared between different EDA tools and programs. Our investigation has confirmed that the CHDS contains the elements of the claims of the '328 Patent, including an area-based query using a hierarchical tree structure. Attached as Exhibit E is a copy of a paper on CHDS standards, published in 1998 by authors associated with the Silicon Integration Initiative ("Si2") and IBM Corporation. Also attached as Exhibit F is an EETimes article, published in 1996, which further discusses CHDS. We would also direct your attention to Si2's website, which includes an archive of materials available at http://archives.si2.org/si2_publications/CHDStd/PDF/. The Si2 organization has posted CHDS materials on its website since 1996. We cannot understand how Magma could possibly maintain its infringement claim in good faith in the face of this prior art. We also cannot understand how Magma could justify its failure to disclose this common data model (which was well-known to Magma and other companies throughout the EDA industry) during the several years the patent was pending before the PTO.

3. **The IBM Integrated Data Model.** Many years before the '328 Patent was filed, IBM generated its Integrated Data Model ("IDM") which involved a common data model shared between different EDA tools and programs. This unified data model had been developed by IBM at the time of Dr. van Ginneken's employment there, and in fact Dr. van Ginneken was directed to work on this model during his employment at IBM. Attached as Exhibit G is a paper, published in the IBM Journal of Research and Development in 1996, discussing IBM's Integrated Data Model. Note also that SEMATECH selected IDM as the basis for development of the CHDS standards. *See* Exhibit E. In addition, Dr. van Ginneken also had access to IDM information as a result of his work at Synopsys. Incredibly, the existence of the IDM was not disclosed to the PTO during prosecution of the '328 Patent, despite van Ginneken's prior knowledge of this data model while at both IBM and Synopsys. Since the elements of the claims of the '328 Patent were practiced by IDM, this data model also entirely invalidates the '328 Patent.

4. **Other Materials.** Magma cannot deny that the idea of performing an area query based on a KD tree has been used in EDA applications since the 1980's. For instance, attached as Exhibit H is a paper by Lai et al., that compares the use of linked lists, quad trees and KD trees for performing area queries in VLSI CAD tools. It is

Dechert
LLP

James Pooley, Esq.
March 7, 2006
Page 3

unfortunate that during prosecution of the '328 Patent, Magma never disclosed this or other similar references to the PTO.


Please note that the above does not take into account the prior art that exists with respect to Synopsys/Avant!'s own products. As you know, we believe that Magma's claims are frivolous because the very products that it claims infringes the '328 Patent were performing in the same way well before the '328 Patent was even filed. However, there is no need to raise this issue for purposes of this letter, since the above prior art fully suffices to invalidate all the patent claims.

In light of the above (and numerous other instances of prior art located in our investigation which we will be providing to you), Magma's '328 Patent is clearly invalid. After reviewing this prior art, Magma must realize that it has a Rule 11 obligation to dismiss its infringement claim. We expect Magma to do so immediately.

Lastly, I understand that, during your conversation with Chris Graham today, you were informed of the existence of this prior art but nevertheless inquired whether Synopsys would continue to gather further documents relating to Magma's infringement claim. It clearly makes no sense, however, to continue placing burdens on Synopsys with respect to this claim, when the evidence of the invalidity of the '328 Patent is so clear. Magma cannot use the assertion of a clearly invalid patent as a basis to conduct a fishing expedition through Synopsys's files.

In light of the huge burden imposed by Magma's pending requests, we need an immediate confirmation from Magma that it will dismiss its infringement claim. Given the discovery burdens Magma would otherwise seek to impose on Synopsys, we request that you confirm Magma's withdrawal of its infringement claim no later than March 15, 2006. If Magma provides this confirmation as we believe it must pursuant to Rule 11, this would render Magma's request for source code and other materials moot. If Magma does not provide this confirmation, but instead insists on utilizing the '328 Patent as an basis to place burdens on Synopsys, we intend to seek reimbursement of all fees and costs spent in litigating Magma's infringement claim.

Very truly yours,



Michael N. Edelman

MNE/cas

EXHIBIT G



1117 California Avenue
Palo Alto, CA 94304-1106
+1 650 813 4800 Main
+1 650 813 4848 Fax
www.dechert.com

VALERIE M. WAGNER

valerie.wagner@dechert.com
+1 650 813 4876 Direct
+1 650 813 4848 Fax

April 24, 2006

VIA HAND DELIVERY

James Pooley, Esq.
Pooley & Oliver
Five Palo Alto Square
3000 El Camino Real
Palo Alto, CA 94306

Re: *Synopsys v. Magma, et al.*
Case No.: USDC D. Del. No.: 05 00701 GMS

Dear Mr. Pooley:

This follows up on the letter of March 7, 2006 from Michael Edelman, in which we requested that Magma dismiss with prejudice its claim for infringement of the '328 Patent in light of prior art that was attached to the letter, including the OCTTools Program, the Chip Hierarchical Design System ("CHDS") and IBM's Integrated Data Model ("IDM"). After reviewing the prior art attached to Mr. Edelman's previous letter, Magma should have clearly understood that it has a Rule 11 obligation to dismiss its infringement claim. Although Magma has had ample time to review the prior art, it has yet to dismiss its infringement claim, and it has yet to provide any good faith explanation as to why Magma's '328 Patent is not clearly invalid in light of this prior art.

As explained in Mr. Edelman's March 7 letter, the OCTTools Program integrates synthesis, placement, and other EDA programs into a common data model, and permits area-based queries using KD trees. *See* Exhibit A to March 7 letter. Our continued investigation has revealed the existence of even more evidence that the OCTTools Program clearly invalidates the '328 Patent. For instance, please find attached the following additional prior art references:

- Rick Spickelmier and Brian Richards, "The OCT Data Manager," Anatomy of a Silicon Compiler, Robert W. Brodersen, editor. Kluwer Academic Publishers, Boston, 1992 (the "OCT Data Manager Text Book"), attached hereto as Exhibit A;
- Timothy Barnes, David Harrison, A. Richard Newton, and Rick L. Spickelmier, "Electronic CAD Frameworks," Kluwer Academic Publishers, Boston, 1992 (the "CAD Frameworks Text Book"), attached hereto as Exhibit B;

12341727.2

- Rick L. Spickelmier, "The Application of Knowledge-Based Systems to Design Verification," UCB/ERL M89/126, Electronics Research Laboratory, University of California, Berkeley, California, November 1989. Ph.D Thesis (the "Spickelmier Ph.D. Thesis"), attached hereto as Exhibit C.
- David S. Harrison, Peter Moore, Rick L. Spickelmier and A. Richard Newton, "Data Management and Graphics Editing in the Berkeley Design Environment," The Proceedings of IEEE ICCAD, Santa Clara, CA, pp. 20-24, November 1986 (the "BERKELEY DESIGN ENVIRONMENT PAPER"), a copy of which is attached hereto as Exhibit D.

The OCT Data Manager Text Book and the Spickelmier Ph.D. Thesis provide further description of the Oct Data Manager, which is the common data model underlying the OCTTools. These references leave no doubt that that the Oct Data Manager practiced all the limitations of the claims in the '328 patent.

The only basis that Magma has articulated pertaining to validity of the '328 Patent is a vague contention in response to Synopsys' interrogatory. See Defendant Magma Design Automation, Inc.'s Response To Plaintiff Synopsys' Second Set of Interrogatories [Nos. 6-14], served on April 6, 2006. Synopsys' interrogatory asked for *all* facts and evidence supporting the contention that Magma is not practiced or disclosed by prior art. In its response, all that Magma could come up with was the following:

This invention claimed in the '328 patent is a model for representing a circuit that is capable of being utilized throughout the different stages of the design process, from behavioral synthesis to placement and routing. The object in the model, once associated with a physical location, are also subsequently adapted for retrieval using an area query. At least one of the following elements, among others, are missing from the prior art: adaptation for retrieval using an area query and the ability to use the same model from behavioral synthesis to placement and routing.

Id. at pp. 15-16.

Magma cannot seriously contend, however, that the feature of "adaptation for retrieval using an area query" is not found in the OCT data manager. The use of area queries to retrieve objects in a common data model is explicitly discussed in the OCT documentation. See Exhibit B to March 7 letter (documentation for OCTTools "region package"). Further, the adaptation of objects for area queries was also well-known by anyone with ordinary skill in the art, as the wealth of prior art indicates. See, e.g., "Multidimensional Binary Search Trees used for Associative Searching," Jon Louis

Bentley, CACM, Vol. 18, No. 9, pp. 509-517, Sept. 1975; and "Geographical Data Structures Compared: A Study Of Data Structures Supporting Region Queries," Jonathan Rosenberg, IEEE Transactions on Computer-Aided Design, Vol. CAD-4, No. 1, January 1985, copies of which are attached to the March 7 letter.

Magma's interrogatory cites "the ability to use the same model from behavioral synthesis to placement and routing." First, we have no idea how Magma derives this limitation, as it does not appear anywhere in the patent claims. In any event, even assuming this could somehow constitute a claim limitation, this ability was also a well-documented feature of the OCT data manager. The OCT Data Manager Text Book provides a precise description of this feature:

OCT, an object oriented database designed for VLSI applications, which had been under development for some time was then incorporated as the underlying database. This immediately gave access to a number of new tools which were already interfaced to OCT. In addition, the X windows interface was adopted and *policies were adopted for the use of the OCT database so that data could be stored from high level flow graphs through to the actual physical design.*

Exhibit A, OCT Data Manager Text Book, p. 4 (emphasis added). The OCT Data Manager Text Book further explains:

The generation tools in LAGER can be divided into two basic categories which perform *behavioral synthesis* and silicon assembly. The *behavioral synthesis* components are exemplified by Hyper, Firgen and C-to-Silicon. These take a behavioral input, which is relatively hardware independent, that describes the specification desired by the designer. They output a structural description (interconnection of circuit blocks and their parameters), which provides the input to the silicon assembly tools. These tools implement the actual *physical design* which can be used for fabrication, and include Flint, Tim-Lager, dpp, Padroute, and Stdcell and are controlled by DMoct.

Exhibit A, OCT Data Manager Text Book, p. 5. Indeed, all one need do is run the OCTTools program (which has been publicly available on the Internet for years), to see that it does indeed "use the same model from behavioral synthesis to placement and routing."

Indeed, the prior art Synopsys has provided is only the beginning; precisely the same "distinguishing" features that Magma identified in its interrogatory response are

Dechert
LLP


James Pooley, Esq.
April 24, 2006
Page 4

also contained in a series of other prior art we have identified. In addition, to the extent they may be contained in any Synopsys product, they were being performed by Synopsys long before the patent was filed. In light of the multitude of prior art, Magma's continued prosecution of an infringement claim predicated on an obviously invalid patent is inexcusable.

Unless and until Magma withdraws its '328 Patent infringement claim, Synopsys will have no choice but to incur significant costs, and expend significant resources, in defending itself against a patent that Magma itself now knows is invalid. Outside of filing a Rule 11 motion, which Synopsys intends to do, there is nothing more that Synopsys can do now to force Magma to comply with its ethical obligations and dismiss the infringement claim. But we intend to keep sending you these letters, as we want the record to be absolutely clear that every dollar Synopsys has to spend in defense of Magma's frivolous claim is a dollar wasted.

Magma should bear in mind not only Synopsys' plans to seek reimbursement for the costs it has needlessly incurred defending against this invalid patent, but also the malicious prosecution implications that are clearly involved. We will continue to remind you of Magma's Rule 11 obligations until and unless this patent claim is dismissed with prejudice.

Very truly yours,



Valerie M. Wagner

VMW/cas

Enclosures